AD5330,pdf,datasheet下载 2.5V to 5.5V, 115碌A Parallel Interface -The AD5330/AD533
The AD5330/AD5331/AD5340/AD5341* are single 8-/10-/12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 115 渭A at 3 V and feature a power-down mode that further reduces the current to 80 nA. The devices incorporate an on-chip output buffer that can drive the output to both supply rails, but the AD5330, AD5340, and AD5341 allow a choice of buffered or unbuffered reference input.
The AD5330/AD5331/AD5340/AD5341 have a parallel interface. CS selects the device and data is loaded into the input registers on the rising edge of WR.
The GAIN pin allows the output range to be set at 0 V to VREF or 0 V to 2 脳 VREF.
Input data to the DACs is double-buffered, allowing simultaneous update of multiple DACs in a system using the LDAC pin.
An asynchronous CLR input is also provided, which resets the contents of the input register and the DAC register to all zeros. These devices also incorporate a power-on reset circuit that ensures that the DAC output powers on to 0 V and remains there until valid data is written to the device.
The AD5330/AD5331/AD5340/AD5341 are available in thin shrink small outline packages (TSSOP).
下载仅供下载体验和测试学习，不得商用和正当使用。
